The first two digits, “21” signifies the 21st century, and the last two digits, “64” signifies 64 bits. The floating point unit had thirty two 64 bit registers, performing only double precision operations, and including a DSP-like multiply-accumulate operation. The Tarantula research project, which most likely would have been called EV9 , would have been the first Alpha processor to feature a vector unit. SPARC also has a specification for similar barrier instructions. The CPU state registers integer and floating point, program counter, condition codes, etc. Instructions that can’t execute out of order form a group of one.

Uploader: Kazill
Date Added: 22 December 2013
File Size: 47.42 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 26229
Price: Free* [*Free Regsitration Required]

A new Unix-like [6] [7] operating system known as Mica would run applications natively, supporting VMS under emulation running at the same time.

There are two such instructions, and they differ only in the hints provided for the branch prediction hardware.

Alpha – Wikipedia

They also save the address of the instruction following the unconditional branch to a register. In AlhaSamsung announced they would fabricate a variant of the Alpha B in a 0. Digital concluded that 32 registers was more suitable as it required less die space, which improved clock frequencies.

Lastly, registers for PALcode were defined.

The Irongate-2 was used by Samsung in their UP motherboard. These all perform the same operation, saving the address of the instruction following the jump, and providing the program counter with a new address from a register.


The integer registers were denoted by R0 to R31 and floating-point registers were denoted by F0 to F The and were used extensively by Digital, Compaq and Hewlett Packard in their entry-level to mid-range AlphaServers and in all models of the AlphaStation.

The primary cache is split into separate caches for instructions and data ” modified Harvard architecture “the I-cache and D-cache, respectively. Apparently a design flaw was to blame, but rather than redesigning the existing chip, the resources were spent developing the EV7 and EV8 instead though rumour has it Compaq parners Samsung and IBM were able to produce 1GHz Alphas inbut were forbidden by Compaq because they did not have a support chip set able to handle that speed.

It contains a 6-bit opcode field, followed by the Ra field, which specifies the register containing the first operand and the Rb field, specifies the register containing the second operand.

It has two integer units, two load store units and two integer register files. The reduction of performance resulting from the a,pha was compensated in two ways.

Sites and Richard T. It was sampled in early and achieved a maximum clock frequency of 1. Internal instructions are limited to two read and one write from registers.

Each entry is a 2-bit saturating counter.

Alpha 21264

Also note that the benchmark and scale changed from to The B-cache is direct-mapped. The Irongate-2 was used by Samsung in their UP motherboard.

The R31 and F31 registers were hardwired to zero and writes to ev registers by instructions are ignored. It could use the 8K data cache in a limited way as a small vector register like those in supercomputers.


AlphaServer – Wikipedia

These chips caused a renaissance of custom circuit design within the microprocessor design community. By using this site, you agree to the Terms of Use and Privacy Policy. It also avoided duplication the cache so there are two, as in the Alpha The bit must be tested by software to determine if an error occurred. Instruction and data busses were separate, with 4 G of memory, using segments. The conditions are equality, inequality, less than or equal to, and less than.

With the exception of the instructions that specify the former two conditions, there are versions that perform signed and unsigned compares.

The concept of a separate instruction for multiplication that returns the most significant half of a result was taken from PRISM. Piranha was a multicore design for transaction processing workloads that contained eight simple cores. The value of the counter determines whether the current branch is taken or not taken. At the time of its announcement, Alpha was heralded as an architecture for the next 25 years.